Hardware implementation of data compression algorithms is receiving attention due to exponentially expanding network traffic and digital data storage usage. In this paper, we propose several serial onedimensional and parallel two-dimensional systolicarrays for Lempel-Ziv data compression. A VLSI chip implementation our optimal linear array is fabricated and tested. The proposed array architecture is scalable. Also, multiple chips (linear arrays) can be connected in parallel to implement the parallel array structure and provide a proportional speedup. 
The CAM approach performs string match by full parallel searching, the Systolic Array approach does it by pipelining. As compared with CAM-based designs, systolic-array compressors are slower, but better in hardware cost and testability.
Systolic Algorithm Design
The major concept behind the LZ algorithm is the temporal locality in the information. Since the buffer size (n) and match length (Ls) determine not only the compression efficiency but also the optimal mapping direction of the array architecture. Simulations of compression ratio with respect to n and Ls
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Simulation on various text files. Increasing both n and Ls is not the best way to obtain a high compression ratio.
Systolic LZ Compression Design
Dependence Graph (DG) [26] Object:
We can achieve the maximum parallelism in an algorithm by carefully studying the data dependencies in the computations.
That shows the dependence of the computations that occur in an algorithm and can be consider as a graphic representation of a single assignment code. Form the single assignment code, the DG of the LZ algorithms can be obtained.
The single-assignment code
To guarantee single assignment, we use an extra index, j.
Localized DG
The global DG can be transformed into a localized DG, in which only local communication is involved.
